A hitchhiker's guide to CUDA programming
seanzhang.me·1d·
Discuss: Hacker News
🔀SIMD Programming
Flag this post
Scalable Phase-Change Memory Array Reliability Prediction via Bayesian Neural Networks
dev.to·12h·
Discuss: DEV
🧠Memory Models
Flag this post
The next RISC-V processor frontier: AI
edn.com·9h
🔧RISC-V
Flag this post
How fast can an LLM go?
fergusfinn.com·1d·
Discuss: Hacker News
🗺️Region Inference
Flag this post
Structurally Valid Log Generation using FSM-GFlowNets
arxiv.org·16h
📊Log Parsers
Flag this post
Opportunistically Parallel Lambda Calculus
dl.acm.org·22h·
Discuss: Hacker News
🌱Minimal Languages
Flag this post
Well-Typed.Com: Case Study: Debugging a Haskell space leak
well-typed.com·20h
📚Stack Allocation
Flag this post
Custom Intelligence: Building AI that matches your business DNA
aws.amazon.com·4h
🎭Program Synthesis
Flag this post
Performance Issues in Web Services: A Practical Guide to Identification and Resolution
dev.to·7h·
Discuss: DEV
📈Performance Tools
Flag this post
Bringing Ideas to Life with 3D Design and Smart Performance Tools
bottleneckscalculators.com·23h·
Discuss: DEV
📊Profiling Tools
Flag this post
Don't give Postgres too much memory
vondra.me·7h·
Discuss: Hacker News
🧠Memory Models
Flag this post
Machine-learning predictive autoscaling for Flink
engineering.grab.com·1d
📡Erlang BEAM
Flag this post
Ubuntu Blog: Why we brought hardware-optimized GenAI inference to Ubuntu
ubuntu.com·1d
🌱Forth Kernels
Flag this post
Beyond LZ4 Limits, Logging at high speed with on-the-fly compression
medium.com·1d·
Discuss: DEV
📊Profilers
Flag this post
Turbo: Just another AUR helper.
reddit.com·16h·
Discuss: r/rust
🚂Cranelift Backend
Flag this post
Myths Programmers Believe about CPU Caches
software.rajivprab.com·19h·
Discuss: Hacker News
🧠Memory Models
Flag this post
Leaked Intel Core Ultra X7 358H and Ultra 5 338H Cinebench R23 Scores Reveal Concerning CPU Performance
techpowerup.com·1d
🔮Speculative Execution
Flag this post
Smart Handling Of Reset Domain Crossings To Non-Resettable Flip-Flops
semiengineering.com·1d
🛡️Error Boundaries
Flag this post
The Era of CPU, GPU, TPU and LPU
dev.to·1d·
Discuss: DEV
🔧RISC-V
Flag this post